Verilog HDL Example Instantiation

CARRY_SUM <instance_name> (.sin(<input_wire1>), .cin(<input_wire2>),
   .sout(<output_wire1>), .cout(<output_wire2>));