Design Partitions Window

Parent topic: Design Partitions Window

Post-Synthesis Netlist Status

Displays the time stamp for the most recently generated post-synthesis netlist.

Parent topic: Design Partitions Window

Contact Intel | Legal Notice

Copyright© 2016 Intel Corporation. All rights reserved. INTEL, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Intel Corporation in the U.S. and other countries.