Verilog HDL Example Instantiation

TFF <instance_name> (.t(<input_wire>), .clk(<input_wire>),

   .clrn(<input_wire>), .prn(<input_wire>), .q(<output_wire>));