Verilog HDL Example Instantiation

LUT_OUTPUT <instance name> (.in(<input_wire>), .out(<output_wire>));