Verilog HDL Example Instantiation

JKFF <instance_name> (.j(<input_wire>), .k(<input_wire>),

   .clk(<input_wire>), .clrn(<input_wire>), .prn(<input_wire>),

   .q(<output_wire>));