parameter (Verilog HDL) Definition

A parameter is an attribute of a Verilog HDL module that can be altered for each instantiation of the module. These attributes represent constants, and are often used to define variable width and delay value. Parameters are altered in Module Instantiations using Defparam Statements or Module Instance Parameter Value Assignments.

See "Section 3.10: Parameters" in the IEEE Std 1364-2001 IEEE Standard Hardware Description Language manual for more information.

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.