vectors (simulation) Definition

Specify the logic levels for an individual node in a design. The Simulator uses vectors to simulate the behavior of the logic in your design.

Vectors for simulation can be defined in a Vector Waveform File (.vwf), a binary-format Compressed Vector Waveform File (.cvwf), a text-based Vector File (.vec), or Vector Table Output File (.tbl).

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.