The maximum time required to obtain a valid output at an output pin after a clock transition at an input clock pin, directly or through a register.