A named cell, clock, net, node, pin, port, or register in your design, to which you can assign timing constraints and from which you can obtain timing data with the TimeQuest Timing Analyzer.