source-synchronous circuitry Definition

Dedicated circuitry for Stratixseries devices for supporting differential I/O standards at speeds up 1600 Mbps. Stratixseries devices support up to 12.5 Gbps when using dynamic phase alignment (DPA). Device source-synchronous circuitry supports the 3.3-VPCML, LVDS, LVPECL, and HyperTransport I/O standards. Differential I/O standard support varies depending on the device selected.

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.