A text file (with the extension .smf) that contains information for use in your design about the state machines you create with the State Machine Editor. State Machine Files can be converted to VHDL Design Files (.vhd) or Verilog Design Files (.v).