The clock, preset, synchronous and asynchronous reset (clear), and synchronous and asynchronous load inputs to a register or a state machine in a design file.