scalar (Verilog HDL) Definition

A term used to describe a 1-bit net or register that does not contain a range specification, or contains a range specification whose MSB and LSB are the same expression.

See "Section 3.3: Vectors" in the IEEE Std 1364-2001 IEEE Standard Hardware Description Language manual for more information.

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.