An assignment in an Always Construct in a Verilog Design File (.v) that places a value on a Verilog HDL register or an integer. A Procedural Assignment can either be blocking or non blocking.
See "Section 9.2: Procedural assignments" in the IEEE Std 1364-2001 IEEE Standard Hardware Description Language manual for more information.