A node represents a wire carrying a signal that travels between different logical components of a design file.
In the Block Editor files, nodes are represented as thin lines; in text files, they are symbolic names; in Waveform Editor files, they are waveforms.
In Verilog HDL, nodes are called "nets."