A VHDL term used to define a parameter that passes instance-specific information to a design entity. An instance of a parameterized design entity must contain a Generic Map Aspect that specifies the parameter names and values for that instance of the function.