gate primitive Definition

A basic functional block used in Verilog HDL. The following are gate primitives that are supported in the Quartus® Prime Standard Edition software:

Gate primitives are similar to the WIRE, AND, NAND, NOR, NOT, OR, XNOR, and XOR primitives in Block Design Files (.bdf).

Note:

For information about Quartus® Prime Standard Edition support for gate primitives, go to Gates & Switches.

Related reference

Quartus Prime Standard Edition Verilog HDL Support

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.