A configuration scheme in which an external controller loads design data into one or more devices via a common data bus. In this scheme, an external controller sends eight bits of parallel data to the devices per clock cycle. The external controller can be an intelligent host, such as a microcontroller, CPU, or EPC16 configuration device.