A region on an Altera device in which I/O pins feed logic cells faster than normal. You can assign any combinational or registered node to the Fast region.