One of the clock types in a supported device (Arria series, Stratix IV, and Stratix V) family device. A clock pin or PLL output can drive dual-regional clocks and the clock can feed clock networks in adjacent quadrants. A dual-regional clock uses up to two regional clocks, one in each quadrant of the device.