A process carried out in the logic synthesis phase of compilation that implements DSP block slices in logic elements or in different DSP block modes. DSP block balancing helps a design fit into the target device and minimizes the effect on the design fMAX. You can control DSP block balancing with the DSP Block Balancing logic option. This process is enabled by default.