The difference in the arrival time of a data signal at two different registers or pins, which can be caused by path length differences between two data paths or other factors, as shown in figure 1. The example below shows a 1ns difference between the arrival of data at pin A and the arrival of data at pin B, with respect to clk, indicating a data skew of 1ns.
Figure 1.