A common industry-standard device you can use to configure Altera SRAM-based FPGA devices. Data is received via the JTAG interface from a parallel flash loader device and converted into common flash interface ( CFI) commands. A control bit, which is controlled by either the Quartus® Prime Standard Edition software or Jam player in the data register, controls the read/write operation.