LATCH Primitive
Parent topic: LATCH Primitive

Verilog HDL Example Instantiation

LATCH <instance_name> (.d(<input_wire>), .ena(<input_wire>),

   .q(<output_wire>));
Parent topic: LATCH Primitive

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.