CARRY_SUM Primitive
Parent topic: CARRY_SUM Primitive

Verilog HDL Example Instantiation

CARRY_SUM <instance_name> (.sin(<input_wire1>), .cin(<input_wire2>),
   .sout(<output_wire1>), .cout(<output_wire2>));
Parent topic: CARRY_SUM Primitive

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.