Compiling Libraries and Design Files with the QuestaSim Software

To compile the atom Definition simulation model libraries, Verilog Output File (.vo) Definition or VHDL Output File (.vho) Definition, and test bench file Definition in the Mentor Graphics QuestaSim software:

To continue with the QuestaSim simulation flow, perform a functional simulation with the QuestaSim software.

  1. To compile libraries and design files with the QuestSim GUI
  2. To compile libraries and design files with command-line commands
Related tasks

Performing a Functional Simulation with the QuestaSim Software

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.