Allows you to specify an EDA board-level symbol generation, signal integrity, or timing analysis tool and specify the output directory.