Create Design File from Selected Block Dialog Box

You open this dialog box by right-clicking a block in a Block Design File (.bdf) Definition and clicking Create Design File from Selected Block.

Allows you to create a design file from a selected block in a Block Design File.

File type

Allows you to select an HDL design file type or a schematic.

If you select a schematic, the Quartus® Prime Standard Edition software generates an empty Block Design File with pins that represent the I/Os in the block.

If you select an HDL file type, the Quartus® Prime Standard Edition software generates the HDL file, which includes a template for a module declaration, with port declarations that correspond to the data you entered in the block.

Important: Important: You may notice a few pairs of Quartus® Prime Standard Edition"“generated comments that start with "ALTERA" and end with "DO NOT REMOVE THIS LINE!" The information between these pairs of comments can be updated automatically, so you must not enter text between them. However, you can enter other Verilog HDL statements outside those commented sections.
Add the new design to the current project

Allows you to add the new HDL or schematic design file to the current project.

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.