Allows you to define nodes for assignment to device I/O pins. After you define the nodes, you can assign them to specific device I/O pins and create a top-level design file.