IC_SS_SCL_LCNT

         Name: Standard Speed I2C Clock SCL Low Count Register
Size: 16 bits
Address Offset: 0x18
Read/Write Access: Read/Write
Dependencies: This register is not applicable  when IC_ULTRA_FAST_MODE=1

Module Instance	Base Address	Register Address
`i_i2c_0_DW_apb_i2c_addr_block1`	`0xFFC02800`	`0xFFC02818`
`i_i2c_1_DW_apb_i2c_addr_block1`	`0xFFC02900`	`0xFFC02918`

Size: 32

Offset: 0x18

Access: RW

Important: The value of a reserved bit must be maintained in software. When you modify registers containing reserved bit fields, you must use a read-modify-write operation to preserve state and prevent indeterminate system behavior.

Bit Fields
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
`RSVD_IC_SS_SCL_LOW_COUNT` `RO 0x0`
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
`IC_SS_SCL_LCNT` `RW 0x24C`

IC_SS_SCL_LCNT Fields

Bit	Name	Description	Access	Reset
31:16	`RSVD_IC_SS_SCL_LOW_COUNT`	Reserved bits - Read Only	`RO`	`0x0`
15:0	`IC_SS_SCL_LCNT`	This register must be set before any I2C bus transaction can take place to ensure proper I/O timing. This register sets the SCL clock low period count for standard speed. This register can be written only when the I2C interface is disabled which corresponds to the IC_ENABLE[0] register being set to 0. Writes at other times have no effect. The minimum valid value is 8; hardware prevents values less than this being written, and if attempted, results in 8 being set. For designs with APB_DATA_WIDTH = 8, the order of programming is important to ensure the correct operation of DW_apb_i2c. The lower byte must be programmed first, and then the upper byte is programmed. When the configuration parameter IC_HC_COUNT_VALUES is set to 1, this register is read only. Reset value: IC_SS_SCL_LOW_COUNT configuration parameter	`RW`	`0x24C`

Bit

Name

Description

Access

Reset

31:16

RSVD_IC_SS_SCL_LOW_COUNT

Reserved bits - Read Only

RO

0x0

15:0

IC_SS_SCL_LCNT

This register must be set before any I2C bus transaction can take place to
ensure proper I/O timing. This register sets the SCL clock low period
count for standard speed. 
This register can be written only when the I2C interface is disabled which
corresponds to the IC_ENABLE[0] register being set to 0. Writes at other
times have no effect.
The minimum valid value is 8; hardware prevents values less than this
being written, and if attempted, results in 8 being set. For designs with
APB_DATA_WIDTH = 8, the order of programming is important to
ensure the correct operation of DW_apb_i2c. The lower byte must be
programmed first, and then the upper byte is programmed.
When the configuration parameter IC_HC_COUNT_VALUES is set to 1,
this register is read only.
Reset value: IC_SS_SCL_LOW_COUNT configuration parameter

RW

0x24C