noc_addr_remap

         The noc_addr_repmap register to view the HPS memory map (specifically on-chip RAM)

Module Instance	Base Address	Register Address
`i_sys_mgr_core`	`0xFFD12000`	`0xFFD120B0`

Size: 32

Offset: 0xB0

Access: RW

Access mode: PRIVILEGEMODE | SECURE

Note: The processor must make a secure, privileged bus access to this register. You can configure processor mode settings in the control registers of the ARM Cortex-A53 MPcore processor. For more information about processor modes, please refer to the ARM Infocenter.

Important: The value of a reserved bit must be maintained in software. When you modify registers containing reserved bit fields, you must use a read-modify-write operation to preserve state and prevent indeterminate system behavior.

Bit Fields
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
`Reserved`
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
`Reserved`															`sdm2hps_be` `RW 0x0`

noc_addr_remap Fields

Bit	Name	Description	Access	Reset
0	`sdm2hps_be`	0: lowest 1 MB of SDM2HPS_BE memory view decodes to on-chip RAM. The rest is DRAM. 1: lowest 1 MB of SDM2HPS_BE memory view decodes to DRAM	`RW`	`0x0`