CTRL 

         ECC Control Register
Module Instance Base Address Register Address
sdm_ecc_nand_e_ecc_registerBlock 0xFFA21800 0xFFA21808

Size: 32

Offset: 0x8

Access: RW

Access mode: PRIVILEGEMODE

Note: The processor must make a privileged bus access to this register. You can configure processor mode settings in the control registers of the ARM Cortex-A53 MPcore processor. For more information about processor modes, please refer to the ARM Infocenter.

Important: The value of a reserved bit must be maintained in software. When you modify registers containing reserved bit fields, you must use a read-modify-write operation to preserve state and prevent indeterminate system behavior.
Bit Fields
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved

INITB

0x0

Reserved

INITA

0x0

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved

CNT_RSTB

0x0

CNT_RSTA

0x0

Reserved

ECC_SLVERR_DIS

RW 0x1

ECC_EN

0x0

CTRL Fields

Bit Name Description Access Reset
24 INITB 
Start for the hardware memory initialization PORTB.
 RW 0x0
16 INITA 
Start for the hardware memory initialization PORTA.
 RW 0x0
9 CNT_RSTB 
Clear internal single-bit error counter B value to zero
 RW 0x0
8 CNT_RSTA 
Clear internal single-bit error counter A value to zero
 RW 0x0
1 ECC_SLVERR_DIS 
Enable to prevent double-bit ECC error from triggering BUS ERROR on IP-interface.
Value Description
0 DISABLE
1 ENABLE
RW 0x1
0 ECC_EN 
Enable for the ECC detection and correction logic.
Value Description
0 DISABLE
1 ENABLE
RW 0x0