Intel® Precision Time Protocol Servo (Intel® PTP Servo) FPGA IP
Coordinate the actions of disparate electronic systems that must be synchronized in time with Intel® PTP Servo, which employs hardware timestamping of packets and can achieve sub-microsecond accuracy to address the needs of synchronization requirements across various applications.
Intel® Precision Time Protocol Servo (Intel® PTP Servo) FPGA IP
The Intel PTP Servo IP Addresses Time Synchronization Requirements in Network Applications by:
- Controlling the system clock to achieve synchronization with a reference (PTP grandmaster) time source.
- Deploying sophisticated feedback mechanisms to adjust the system clock frequency and phase to minimize the offset between the local clock and the reference (PTP grandmaster) time source.
- Offering superior performance in partial timing support (PTS) networks relative to open-source servos.
- Supporting FTS and PTS networks (for example, 5G O-RAN Networks).
- Providing a DCS/PLL-agnostic open-source solution.
- Maintaining compatibility with portable timing solutions across Intel FPGAs with HPS.
- Precision Clock Synchronization
- Monitoring and Diagnostics
- Advanced Metrics
- Configurable for Application Requirements
- Works with ptp4l Open-source IEEE 1588 Stack
- Packet Delay Variation (PDV) Filtering
- Compliant with ITU Recommendations for PTS, FTS and PTP-unaware Networks
- Aircraft Navigational Systems
- Broadcasting and Multimedia
- Financial Trading
- Industrial Applications
- Medical applications
- Military Communications
- Smart Grids and Energy Management
- Telecommunication Network
- 5G O-RAN
- Passive Optical Networks (PON)
Intel PTP Servo FPGA IP Demonstration
Watch how the PTP Servo IP works and its performance in real-time.
(This video has no audio)
Additional Resources
Find IP
Find the right Altera® FPGA Intellectual Property core for your needs.
Technical Support
For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.
IP Evaluation and Purchase
Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.
IP Base Suite
Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.
Design Examples
Download design examples and reference designs for Altera® FPGA devices.
Contact Sales
Get in touch with sales for your Altera® FPGA product design and acceleration needs.