DSMART - ISO 7816 based smart card reader
About this offer
DSMART bridge to APB, AHB, and AXI bus, is a fast, versatile, and cost-competitive core intended for smart card reader applications. It provides a communication interface with a smart card based on ISO 7816-3/EMV4.2/4.3 requirements. DCD’s IP Core implements hardware support for both T0 character-oriented protocol and T1 block-oriented protocol. It was designed to combine highly reduced CPU utilization and low area consumption. The DSMART is able to activate and deactivate cards, perform resets, handle ATR reception, and offers many additional features. Configuration options allow you to adjust the DSMART to your particular needs and choose proprietary options, which will be the most suitable for the design. Data transfer to and from the host system can be interrupt-driven or executed through Direct Memory Access (DMA). The automatic convention detection and decoding mechanism ensures the exact result regardless of the used convention. Elementary Time Unit (ETU) – time duration of one bit is decoded from the received ATR interface byte and generated automatically. The card clock divider provides a non-gated clock with a wide range of possible frequencies. A special power down mode was implemented in which the card clock is being held in two possible states, depending on the card parameter. Error signaling and character repetition are automatic for the T0 protocol. The DSMART also incorporates optional CRC/LRC hardware checking and generation mechanism, which gives a convention-independent result. The received CRC/LRC is not stored in the FIFO but can be read in case of CRC/LRC error. Additionally, the optional block length counter provides security of the DMA block transfer and automatic CRC/LRC, subjoining with a manual affixing option. A special block mode handles block transfer automatically. Status and error registers provide necessary information about the FIFO state, errors, and card events. Note that DSMART works with all major CPUs and is 100% compatible with DCD’s MCUs – enabling the same – cryptography.
Details
Regional Coverage
Americas:
Latin America Region:
Panama
Nicaragua
Belize
Antigua and Barbuda
Cayman Islands
Bermuda
El Salvador
St. Vincent
Sint Maarten
Haiti
Suriname
St. Kitts and Nevis
Chile
Guadeloupe
Dominican Republic
Turks and Caicos
St. Lucia
Bahamas
Mexico
Guatemala
Curacao
Jamaica
Grenada
Uruguay
Falkland Islands
Peru
Brazil
Antarctica
Dominica
Aruba
Venezuela
Argentina
Honduras
Trinidad and Tobago
French Guiana
St. Barthelemy
Ecuador
Colombia
Guyana
Costa Rica
Paraguay
Martinique
Bolivia
St. Martin
Montserrat
Barbados
Anguilla
North America Region:
US Virgin Islands
Guam
Bonaire
US Minor Outlying Islands
American Samoa
British Virgin Islands
United States
Canada
Puerto Rico
Asia, Pacific, and Japan:
Southeast Asia:
Singapore
Brunei
Indonesia
Myanmar
Philippines
Malaysia
Vietnam
Timor-Leste
Thailand
Australia and New Zealand:
Heard Island and McDonald Islands
Australia
New Zealand
Japan:
Japan
Taiwan:
Taiwan
Rest of Asia:
French Polynesia
Samoa
Nepal
Christmas Island
Northern Mariana Islands
Kiribati
Vanuatu
Mongolia
Palau
Niue
Norfolk Island
Laos
Tuvalu
Cook Islands
South Georgia and the South Sandwich Islands
Nauru
Pitcairn
Tokelau
New Caledonia
Papua New Guinea
Tonga
Solomon Islands
Marshall Islands
British Indian Ocean Territory
Micronesia
Cocos Islands
Wallis and Futuna
Fiji
Afghanistan
Cambodia
Korea:
South Korea
South Asia:
Bhutan
India
Sri Lanka
Maldives
Bangladesh
Pakistan
Europe, Middle East, and Africa:
Middle East, Turkey, and Africa:
Madagascar
Congo (the Democratic Republic of the)
Qatar
Togo
Kuwait
Angola
State of Palestine
Morocco
Saudi Arabia
Bahrain
Cameroon
Zambia
Eswatini
Burundi
Algeria
Ghana
Mali
Gabon
Chad
Ethiopia
Benin
Liberia
Comoros
Burkina Faso
Libya
Egypt
Cape Verde
Tunisia
Cote d'Ivoire
Mozambique
Iraq
South Africa
Eritrea
Western Sahara
Mayotte
Oman
Congo
Sudan
Tanzania
Reunion
Equatorial Guinea
Mauritius
Namibia
Sao Tome and Principe
Kenya
Zimbabwe
Mauritania
Djibouti
Jordan
Bouvet Island
Guinea-Bissau
Turkey
St. Helena
South Sudan
Lesotho
Lebanon
United Arab Emirates
Guinea
Uganda
Nigeria
Botswana
Malawi
Senegal
Seychelles
Yemen
Central African Republic
Niger
Gambia
Somalia
Rwanda
Sierra Leone
Central Eastern Europe:
Slovakia
Macedonia
Slovenia
Bulgaria
Romania
Montenegro
Croatia
Serbia
Lithuania
Bosnia and Herzegovina
Czechia
Latvia
Estonia
Albania
Poland
Hungary
Western European Union Region:
Luxembourg
Monaco
Gibraltar
Guernsey
St. Pierre and Miquelon
Switzerland
Isle of Man
Liechtenstein
French Southern Territories
Jersey
Belgium
France
San Marino
Vatican City
Commonwealth of Independent States:
Georgia
Armenia
Turkmenistan
Kyrgyzstan
Uzbekistan
Ukraine
Moldova
Tajikistan
Azerbaijan
Kazakhstan
Northern European Union Region:
Svalbard and Jan Mayen
Finland
Greenland
Denmark
Iceland
Ireland
Netherlands
United Kingdom
Norway
Aland Islands
Sweden
Faroe Islands
Southern European Union Region:
Greece
Portugal
Cyprus
Andorra
Malta
Italy
Israel
Spain
Central European Region:
Germany
Austria
People's Republic of China:
People's Republic of China:
Macao
Hong Kong
Mainland China
Use Case
Health & Life Sciences
Smart Building
Situational Monitoring
Smart City
Intelligent Vending
Storage
Video Management
Smart Home
Print Imaging and Office Automation
Industry
Communications
Finance and Insurance
Technical Specifications
- Category:
- Software and IP Cores: FPGA Intellectual Property Cores: Processors and Peripherals: Peripherals
- End Customer Type:
-
Enterprise
Consumer
Small and Medium sized Business
Included Intel Technology
Stratix® III FPGAs
Stratix® IV FPGAs
Cyclone® II FPGAs
Intel® Stratix® 10 FPGAs and SoC FPGAs
Cyclone® III FPGAs
Intel® Arria® 10 FPGAs and SoC FPGAs
Intel® Cyclone® 10 FPGAs
Cyclone® V FPGAs and SoC FPGAs
Intel® MAX® 10 FPGAs
Cyclone® IV FPGAs
Arria® V FPGAs and SoC FPGAs
Stratix® FPGAs
Arria® II FPGAs
Stratix® II FPGAs
Stratix® V FPGAs
Resources
DIGITAL CORE DESIGN
Due to a technical difficulty, we were unable to submit the form. Please try again after a few minutes. We apologize for the inconvenience.
DIGITAL CORE DESIGN
The recaptcha has identified the current interaction similar to a bot, please reload the page or try again after some time.
Digital Core Design is a leading Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house. The company was founded in 1999 and thanks to in-depth specialization and innovative approach we have introduced more than 70 different architectures. Among them you can find e.g. World’s Fastest 8051 CPU, World’s Smallest 8051 CPU, silicon proven and royalty-free 32-bit CPU, Automotive LIN, CAN, CAN-FD, CAN-XL controllers
Dsmart - Iso 7816 Based Smart Card Reader
Your request for information has been successfully sent to DIGITAL CORE DESIGN