XIP1211B: MACSEC AES128-GCM IP core targeting 1Gbps+ links
About this offer
XIP1211B from Xiphera is a balanced Intellectual Property (IP) core implementing the MACsec protocol as standardized in IEEE Std 802.1AE-2018. The MACsec protocol defines a security infrastructure for Layer 2 (as per the OSI model) traffic by assuring that a received frame has been sent by a transmitting station that claimed to send it. Furthermore, the traffic between stations is both encrypted to provide data confidentiality and authenticated to provide data integrity.XIP1211B uses Advanced Encryption Standard with 128 bits long key in Galois Counter Mode (AES-GCM) to protect data confidentiality, data integrity and data origin authentication. The cipher suite is denoted either as GCM-AES-XPN-128 if the extended Packet Numbering (XPN) is in use, or as GCM-AES-XPN-128 if XPN is not in use. Both GCM-AES-128 and GCM-AES-XPN-128 use Xiphera’s IP core XIP1111B as the underlying building block for AES-GCM.XIP1211B is best suited for traffic on 1 Gbps links, and can be deployed using low-cost FPGA families. XIP1211B can also in selected cases be retrofitted to existing FPGA designs without requiring a board re-spin, either if there are enough FPGA resources available or if a pin-compatible FPGA with additional resources can be used. Key management (including key exchange) lies outside the scope of 802.1AE, and hence the functionality of XIP1211B is based on the assumption that key management is performed by externally to XIP1211B.Moderate resource requirements: The entire XIP1211B requires 8288 Adaptive Lookup Modules (ALMs) (Intel® Cyclone® 10 GX), and does not require any multipliers or DSPBlocks in a typical FPGA implementation. Performance: XIP1211B achieves a throughput in the Gbps range, for example 2.77+ Gbps in Intel® Cyclone® 10 GX. Standard Compliance: XIP1211B is fully compliant with the MACsec protocol as standardized in IEEE Std 802.1AE-2018. The cipher suite (GCM-AES-128 or GCM-AES-XPN-128) is fully compliant with the Advanced Encryption Algorithm (AES) standard FIPS-197, as well as with the Galois Counter Mode (GCM) standard SP 800-38D.Test Vector Compliance: XIP1211B passes the relevant test vectors specified in Annex C of IEEE Std 802.1AE-2018.32-bit FIFO Interfaces ease the integration of XIP1211B with other FPGA logic and/or control software. Please contact sales@xiphera.com for performance numbers, pricing and your preferred delivery method.
Details
Regional Coverage
Americas:
Latin America Region
North America Region
Asia, Pacific, and Japan:
Southeast Asia
Australia and New Zealand
Japan
Taiwan
Rest of Asia
Korea
South Asia
Europe, Middle East, and Africa:
Middle East, Turkey, and Africa
Central Eastern Europe
Western European Union Region
Commonwealth of Independent States
Northern European Union Region
Southern European Union Region
Central European Region
People's Republic of China:
People's Republic of China
Use Case
Factory Automation
High Performance Computing
Cloud Computing : Hybrid Cloud
Cloud Computing : Private Cloud
Cloud Computing : Private Cloud and Software Defined Infrastructure
Cloud Computing : Public Cloud
Energy Monitoring
Industry
Automotive : Autonomous Driving
Energy and Utilities : Electric Power
Manufacturing : Industrial Automation
Government
Finance and Insurance
Communications : Data Processing, Hosting and Related Services
Communications : Publishing (except Internet)
Communications : Telecommunications
Defense and Space
Xiphera Ltd
Due to a technical difficulty, we were unable to submit the form. Please try again after a few minutes. We apologize for the inconvenience.
Xiphera Ltd
The recaptcha has identified the current interaction similar to a bot, please reload the page or try again after some time.
Xiphera Ltd is a Finnish company designing hardware-based security solutions using standardized cryptographic algorithms. We have strong cryptographic expertise, extensive experience in system design, and deep knowledge on reprogrammable logic, enabling us to protect our customers’ critical information and assets. Xiphera's product portfolio consists of secure and efficient cryptographic intellectual property cores, which enable the design of an embedded system meeting the cybersecurity requirements for confidentiality, integrity, authenticity, and non-repudiability. Xiphera's design philosophy targets a direct implementation of the cryptographic algorithms in hardware, and therefore the cryptographic IP cores have been designed for Field Programmable Gate Arrays (FPGAs) as the target technology.Xiphera's products and solutions have wide applicability in different end markets, where the customers' threat models and performance requirements vary considerably. With a high-reliability portfolio and extensive expertise, Xiphera’s value proposition is to offer peace of mind in a dangerous world.
Xip1211b: Macsec Aes128-gcm Ip Core Targeting 1gbps+ Links
Your request for information has been successfully sent to Xiphera Ltd