DisplayPort Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs

ID 823560
Date 12/20/2024
Public
Document Table of Contents

1.5.2. Compiling and Testing the Design Using Agilex™ 5 E-Series 065B Modular DevKit Connector with No FMC Mode

The Modular Development Kit has DisplayPort connectors on its carrier board, supporting up to UHBR13.5 data rates. If you selected the devkit connector during example generation, compile and run a demonstration test on the hardware example design using the following steps:
Modular DevKit Connector with No FMC Mode
  1. Ensure hardware design example generation is complete.
  2. Launch the Quartus® Prime Pro Edition software and open <project>/quartus/agi_dp_demo.qpf.
  3. On the Processing menu, click Start Compilation.
  4. Confirm successful compilation by verifying that the IP generates the bitstream file (.sof) and meets the timing requirements.
  5. Connect the DisplayPort TX connector on the carrier board to a DisplayPort sink device, such as a video analyzer or a PC monitor.