Device Configuration User Guide: Agilex™ 5 FPGAs and SoCs

ID 813773
Date 7/24/2024
Public
Document Table of Contents

2.5.3.2. Enabling Dual-Purpose Pins

AVST_CLK, AVST_DATA[15:0], and AVST_VALID are dual-purpose pins. Once the device enters user mode these pins can function either as GPIOs or as tri-state inputs.
If you use these pins as GPIOs, make the following assignments:
  • Set VCCIO of the I/O bank at 1.2 V
  • Assign the 1.2 V I/O standard to these pins

Complete the following steps to assign these settings to the dual-purpose pins:

  1. On the Assignments menu, click Device.
  2. In the Device and Pin Options dialog box, select the Dual-Purpose Pins category.
  3. In the Dual-purpose pins table, set the pin functionality in the Value column.
    Figure 13. Enabling Dual-Purpose Pins
  4. Click OK to confirm and close the Device and Pin Options
    Attention: When you use the Avalon® -ST configuration scheme the dual-purpose Avalon® -ST pins have the following restrictions:
    • You cannot use the Avalon® -ST interface for partial reconfiguration (PR).
    • AVSTx16 configuration scheme cannot be used in designs that include the HPS. HPS-EMIF signals and AVSTx16 signals are both located in the same bank, therefore, they cannot be used simultaneously. The AVSTx8 mode uses dedicated SDM I/O pins, therefore can be used in designs that include the HPS.
    • In designs that do not include the HPS, you can use dual purpose AVST pins after entering user mode, with the restrictions listed in the following table.
    Table 9.  Dual-Purpose Pin Restrictions for Avalon Streaming x16 Configuration Scheme
    Dual-Purpose Pin Avalon Streaming x16
    Not Used in User Mode Used in User Mode
    AVST_CLK Setting: As input tri-stated Setting: Set as regular I/O

    Pin Connection: Set as Input and assign ALL pins in pin assignment

    AVST_VALID
    AVST_DATA[15:0]
    Note:
    • All pins in the same group name must be assigned to the physical pin in pin assignment. For instance, if only 2 out of 16 pins from AVST_DATA[15:0] are used, then all 16 pins must be assigned to physical pins including the unused pins in the user design.
    • All pins with pin assignments must be in known state, whether weak pull-up or weak pull-down.