Visible to Intel only — GUID: cyl1667584519599
Ixiasoft
1. About the External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP
2. Design Example Quick Start Guide for External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP
3. Design Example Description for External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP
4. Document Revision History for External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP Design Example User Guide
2.1. Creating an EMIF Project
2.2. Generating and Configuring the EMIF IP
2.3. Configuring DQ Pin Swizzling
2.4. Generating the Synthesizable EMIF Design Example
2.5. Generating the EMIF Design Example for Simulation
2.6. Pin Placement for Intel Agilex® 7 M-Series EMIF IP
2.7. Compiling the Intel Agilex® 7 M-Series EMIF Design Example
2.1.1.3.1. Generating a Custom Memory Preset File for DDR4
2.1.1.3.2. Guidelines for Selecting the DDR4 DRAM Component Package Type
2.1.1.3.3. Generating a Custom Memory Preset File for DDR5
2.1.1.3.4. Guidelines for Selecting the DDR5 DRAM Component Package Type
2.1.1.3.5. Generating a Custom Memory Preset File for LPDDR5
Visible to Intel only — GUID: cyl1667584519599
Ixiasoft
2.1.1.1. Memory Device Description IP Parameter Editor Guidelines
This topic provides high-level guidance for parameterizing the tabs in the Intel Agilex® 7 EMIF Memory Device Description IP parameter editor.
Parameter Editor Tab | Guidelines |
---|---|
High Level Parameters | Ensure that you enter the following parameters correctly:
|
Memory Interface Parameters | Select the required parameters for the following:
|
Memory Timing Parameters | Allows you to modify the frequency and timing settings for the device. |
For detailed information on individual parameters, refer to the appropriate protocol-specific chapter in the External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide.
Figure 6. EMIF Memory Device Description Parameter Editor
![](/content/dam/docs/us/en/772632/23-1-3-0-0/zvh1668272856370.png)