Visible to Intel only — GUID: pne1662427133511
Ixiasoft
1. Quick Start Guide
2. F-Tile 25G Ethernet Single-Channel Design Example
3. F-Tile 25G Ethernet Single Channel Design Example with Dynamic Reconfiguration
4. F-Tile 25G Ethernet Intel FPGA IP Design Example User Guide Archives
5. Document Revision History for F-Tile 25G Ethernet Intel® FPGA IP Design Example User Guide
1.1. Directory Structure
1.2. Generating the Design Example
1.3. Generating Tile Files
1.4. Simulating the F-Tile 25G Ethernet Intel FPGA IP Design Example Testbench
1.5. Compiling and Configuring the Design Example in Hardware
1.6. Testing the F-Tile 25G Ethernet Intel FPGA IP Hardware Design Example
Visible to Intel only — GUID: pne1662427133511
Ixiasoft
1.4. Simulating the F-Tile 25G Ethernet Intel FPGA IP Design Example Testbench
You can compile and simulate the design by running a simulation script from the command prompt.
Ensure you have completed the Support-Logic Generation to generate the tile files required for simulation.
- At the command prompt, change the testbench simulating working directory: cd <design_example_dir>/ex_25g/sim.
- Run the IP setup simulation:ip-setup-simulation -quartus-project=../../compilation_test_design/alt_eth_25g.qpf
- At the command prompt, change the working directory to <design_example_dir>/example_testbench.
- Run the simulation script for the supported simulator of your choice. The script compiles and runs the testbench in the simulator.
Table 3. Steps to Simulate the Testbench Simulator Instructions VCS* In the command line, type sh run_vcs.sh QuestaSim* In the command line, type vsim -do run_vsim.do -logfile vsim.log If you prefer to simulate without bringing up the QuestaSim* GUI, type vsim -c -do run_vsim.do -logfile vsim.log
Cadence - Xcelium* In the command line, type sh run_xcelium.sh
A successful simulation ends with the following message:
Simulation Passed.or
Testbench complete.After successful completion, you can analyze the results.
Related Information