F-Tile HDMI Intel® FPGA IP Design Example User Guide

ID 709314
Date 3/17/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.3.2. HDMI 2.1 RX-TX Retransmit Design Block Diagram (With Video Frame Buffer)

Figure 26. HDMI 2.1 RX-TX Retransmit Design Block Diagram (With Video Frame Buffer)