Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Version 1.1 Release Notes: Intel FPGA Programmable Acceleration Card N3000

Download PDF
ID 683749
Date 7/01/2021
Public
Document Table of Contents
Document Table of Contents x
Notice Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Version 1.1 Release Notes Appendix: Intel Provided FPGA Factory Image Packet Drop
Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Version 1.1 Release Notes x
Minimum Requirements Supported Features Intel Acceleration Stack v1.1 for Intel FPGA PAC N3000 Reference Table Known Issues Component Information Supported Software Revision History for Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs v1.1 Release Notes
Component Information x
Broadcom* PEX8747 PCIe* Switch Intel Ethernet Controller XL710
Supported Software x
Data Plane Development Kit (DPDK) Intel® Network Adapter Drivers
Notice
Intel® Acceleration Stack for Intel® Xeon® CPU with FPGAs Version 1.1 Release Notes
Appendix: Intel Provided FPGA Factory Image Packet Drop

Minimum Requirements

The minimum requirements for the Intel® FPGA PAC N3000 must include:
  • Intel® Xeon® Scalable processor
  • A PCI Express* x16 Slot
  • 48 GB of free memory ( Intel® Quartus® Prime Pro Edition software requires at least 48 GB for compiling a design targeting an Intel® Arria® 10 FPGA device)
  • Operating System:
    • Red Hat* Enterprise Linux* (RHEL) version 7.6 kernel 3.10
    • CentOS Linux* version 7.6 kernel 3.10 or 4.19
  • PACsign requires Python 3.6
Level Two Title