Intel® Stratix® 10 Avalon® -MM Hard IP for PCIe* Design Example User Guide

Download PDF
ID 683616
Date 11/06/2017
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. Design Example Description A. Document Revision History for the Intel® Stratix® 10 Avalon® -MM Hard IP for PCIe* Design Example User Guide
1. Quick Start Guide x
1.1. Design Components 1.2. Directory Structure 1.3. Generating the Design Example 1.4. Simulating the Design Example 1.5. Compiling the Design Example and Programming the Device 1.6. Installing the Linux Kernel Driver 1.7. Running the Design Example Application
2. Design Example Description x
2.1. Functional Description for the Simple DMA Design Example
2.1. Functional Description for the Simple DMA Design Example x
2.1.1. Serial Data Signals
A. Document Revision History for the Intel® Stratix® 10 Avalon® -MM Hard IP for PCIe* Design Example User Guide x
A.1. Intel® Stratix® 10 Avalon® -MM Hard IP for PCIe* Design Example User Guide Revision History
1. Quick Start Guide
2. Design Example Description
A. Document Revision History for the Intel® Stratix® 10 Avalon® -MM Hard IP for PCIe* Design Example User Guide

2.1.1. Serial Data Signals

This differential, serial interface is the physical link between a Root Port and an Endpoint.

The PCIe IP Core supports 1, 2, 4, 8, or 16 lanes. Each lane includes a TX and RX differential pair. Data is striped across all available lanes.

Table 2.  1-Bit Interface Signals In the following table <n> is the number of lanes.

Signal

Direction

Description

tx_out[<n>-1:0]

Output

Transmit output. These signals are the serial outputs of lanes <n>-1–0.

rx_in[<n>-1:0]

Input

Receive input. These signals are the serial inputs of lanes <n>-1–0.

Refer to Pin-out Files for Intel Devices for pin-out tables for all Intel devices in .pdf, .txt, and .xls formats.

Transceiver channels are arranged in groups of six. For GX devices, the lowest six channels on the left side of the device are labeled GXB_L0, the next group is GXB_L1, and so on. Channels on the right side of the device are labeled GXB_R0, GXB_R1, and so on. Be sure to connect the Hard IP for PCI Express on the left side of the device to appropriate channels on the left side of the device, as specified in the Pin-out Files for Intel Devices.

Related Information
Level Two Title