Visible to Intel only — GUID: tst1467935082348
Ixiasoft
4.3. High Level Data Path Flow for Interlaken Mode
The Interlaken IP core consists of two paths:
- Interlaken TX path
- Interlaken RX path
Figure 7. Interlaken IP Core Block Diagram for L- , H- and E-Tile NRZ Mode Device VariationsThe figure illustrates the 8-word data transfer scenario. This figure uses the following conventions:
- n = Number of calendar pages
- m = Number of lanes
Figure 8. Interlaken IP Core Block Diagram for E-Tile PAM4 Mode Device VariationsThe figure illustrates the 16-word data transfer scenario. This figure uses the following conventions:
- n = Number of calendar pages
- m = Number of lanes