Visible to Intel only — GUID: dcw1468455859939
Ixiasoft
7.2. External Loopback Mode
The Interlaken IP core operates correctly in an external loopback configuration.
To put the IP core in external loopback mode, connect the TX lanes to the RX lanes of the IP core on the FPGA board. This mode does not require any special programming of the IP core.