External Memory Interfaces Stratix® 10 FPGA IP Core Release Notes

Download PDF
ID 683355
Date 4/01/2024
Public
Document Table of Contents
Document Table of Contents x
1. External Memory Interfaces Stratix® 10 FPGA IP Core Release Notes
1. External Memory Interfaces Stratix® 10 FPGA IP Core Release Notes x
1.1. External Memory Interfaces Stratix® 10 FPGA IP v19.2.8 1.2. External Memory Interfaces Stratix® 10 FPGA IP v19.1.0 1.3. External Memory Interfaces Stratix® 10 FPGA IP 18.1.1 1.4. External Memory Interfaces Stratix® 10 FPGA IP 19.1 1.5. External Memory Interfaces Stratix® 10 FPGA IP 18.1 1.6. External Memory Interfaces Stratix® 10 FPGA IP 18.0 1.7. Stratix® 10 External Memory Interface IP 17.1
1. External Memory Interfaces Stratix® 10 FPGA IP Core Release Notes

1. External Memory Interfaces Stratix® 10 FPGA IP Core Release Notes

Updated for:
Intel® Quartus® Prime Design Suite 24.1
IP Version 19.2.8

If a release note is not available for a specific IP version, the IP has no changes in that version. For information on IP update releases up to v18.1, refer to the Quartus® Prime Design Suite Update Release Notes.

IP versions are the same as the Quartus® Prime Design Suite software versions up to v19.1. From Quartus® Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.

The IP versioning scheme (X.Y.Z) number changes from one software version to another. A change in:

  • X indicates a major revision of the IP. If you update your Intel Quartus Prime software, you must regenerate the IP.
  • Y indicates the IP includes new features. Regenerate your IP to include these new features.
  • Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Section Content
External Memory Interfaces Stratix 10 FPGA IP v19.2.8
External Memory Interfaces Stratix 10 FPGA IP v19.1.0
External Memory Interfaces Stratix 10 FPGA IP 18.1.1
External Memory Interfaces Stratix 10 FPGA IP 19.1
External Memory Interfaces Stratix 10 FPGA IP 18.1
External Memory Interfaces Stratix 10 FPGA IP 18.0
Stratix 10 External Memory Interface IP 17.1

Level Two Title