Visible to Intel only — GUID: cak1488915714474
Ixiasoft
Answers to Top FAQs
1. Hyperflex® FPGA Architecture Introduction
2. Hyperflex® Architecture RTL Design Guidelines
3. Compiling Hyperflex® Architecture Designs
4. Design Example Walk-Through
5. Retiming Restrictions and Workarounds
6. Optimization Example
7. Hyperflex® Architecture Porting Guidelines
8. Appendices
9. Hyperflex® Architecture High-Performance Design Handbook Archive
10. Hyperflex® Architecture High-Performance Design Handbook Revision History
2.4.2.1. High-Speed Clock Domains
2.4.2.2. Restructuring Loops
2.4.2.3. Control Signal Backpressure
2.4.2.4. Flow Control with FIFO Status Signals
2.4.2.5. Flow Control with Skid Buffers
2.4.2.6. Read-Modify-Write Memory
2.4.2.7. Counters and Accumulators
2.4.2.8. State Machines
2.4.2.9. Memory
2.4.2.10. DSP Blocks
2.4.2.11. General Logic
2.4.2.12. Modulus and Division
2.4.2.13. Resets
2.4.2.14. Hardware Re-use
2.4.2.15. Algorithmic Requirements
2.4.2.16. FIFOs
2.4.2.17. Ternary Adders
5.2.1. Insufficient Registers
5.2.2. Short Path/Long Path
5.2.3. Fast Forward Limit
5.2.4. Loops
5.2.5. One Critical Chain per Clock Domain
5.2.6. Critical Chains in Related Clock Groups
5.2.7. Complex Critical Chains
5.2.8. Extend to locatable node
5.2.9. Domain Boundary Entry and Domain Boundary Exit
5.2.10. Critical Chains with Dual Clock Memories
5.2.11. Critical Chain Bits and Buses
5.2.12. Delay Lines
Visible to Intel only — GUID: cak1488915714474
Ixiasoft
2.4.2.1.3. Viewing Clocks in the Timing Analyzer
The Timing Analyzer reports high speed clocks that are limited by long clock paths. Open the Fmax Summary report to view any clock fMAX that is restricted by high minimum pulse width violations (tCH), or low minimum pulse width violation (tCL).
To view clock network data in the Timing Analyzer:
- Open a project.
- On the Compilation Dashboard, click Timing Analysis. After timing analysis is complete, the Timing Analyzer folder appears in the Compilation Report.
- Under the Slow 900mV 100C Model folder, click the Fmax Summary report.
- To view path information details for minimum pulse width violations, in the Compilation Report, right-click the Minimum Pulse Width Summary report and click Generate Report in Timing Analyzer. The Timing Analyzer loads the timing netlist.
- Click Reports > Custom Reports > Report Minimum Pulse Width.
- In the Report Minimum Pulse Width dialog box, specify options to customize the report output and then click OK.
- Review the data path details for report of long clock routes in the Slow 900mV 100C Model report.
Figure 66. Minimum Pulse Width Details Show Long Clock Route