DSP Builder (Advanced Blockset): Handbook

ID 683337
Date 5/25/2025
Public

Visible to Intel only — GUID: zym1488982660739

Ixiasoft

Document Table of Contents

6.2.25. Variable-Size Supersampled FFT

This DSP Builder design example implements a variable-size supersampled FFT, with sizes ranging from 256 to 2,048 points, and a parallelism of 4 wires.

The incoming data is of fixed-point type and arrives in natural order. The number of radix-2 stages assigned to the serial section of the hybrid FFT is 7.