DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 10/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

11.9.23. DPRX_AUX_I2C0

AUX to I2C0 management. The sink routes all AUX channel accesses to I2C slave addresses of values between START_ADDR and END_ADDR to I2C0.

Address: 0x0116

WO

0x00000000

Table 222.  DPRX_AUX_I2C0 Bits

Bit

Bit Name

Function

31:15

Unused

14:8

END_ADDR

I2C slave end address

7

Unused

6:0

START_ADDR

I2C slave start address