SDI II Intel® FPGA IP User Guide

Download PDF
ID 683133
Date 4/04/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. SDI II IP Core Quick Reference 2. SDI II IP Core Overview 3. SDI II IP Core Getting Started 4. SDI II IP Core Parameters 5. SDI II IP Core Functional Description 6. SDI II IP Core Signals 7. SDI II IP Core Design Considerations 8. SDI II IP Core Testbench and Design Examples 9. SDI II Intel® FPGA IP User Guide Archives 10. Document Revision History for the SDI II Intel® FPGA IP User Guide
2. SDI II IP Core Overview x
2.1. Release Information 2.2. Device Family Support 2.3. General Description 2.4. Performance and Resource Utilization
3. SDI II IP Core Getting Started x
3.1. Installing and Licensing Intel® FPGA IP Cores 3.2. Design Walkthrough 3.3. SDI II IP Core Component Files 3.4. Compiling the SDI II IP Core Design 3.5. Programming an FPGA
3.1. Installing and Licensing Intel® FPGA IP Cores x
3.1.1. Intel® FPGA IP Evaluation Mode
3.2. Design Walkthrough x
3.2.1. Creating a New Intel® Quartus® Prime Project 3.2.2. Launching IP Catalog 3.2.3. Parameterizing the IP Core 3.2.4. Generating a Design Example and Simulation Testbench
5. SDI II IP Core Functional Description x
5.1. Protocol 5.2. Transceiver 5.3. Submodules 5.4. Optional Features
5.1. Protocol x
5.1.1. Transmitter 5.1.2. Receiver
5.3. Submodules x
5.3.1. Insert Line 5.3.2. Insert/Check CRC 5.3.3. Insert Payload ID 5.3.4. Match TRS 5.3.5. Scrambler 5.3.6. TX Sample 5.3.7. Clock Enable Generator 5.3.8. RX Sample 5.3.9. Detect Video Standard 5.3.10. Detect 1 and 1/1.001 Rates 5.3.11. Transceiver Controller 5.3.12. Descrambler 5.3.13. TRS Aligner 5.3.14. 3Gb Demux 5.3.15. Extract Line 5.3.16. Extract Payload ID 5.3.17. Detect Format 5.3.18. Sync Streams 5.3.19. Convert SD Bits 5.3.20. Insert Sync Bits 5.3.21. Remove Sync Bits
5.4. Optional Features x
5.4.1. HD-SDI Dual Link to 3G-SDI (Level B) Conversion 5.4.2. 3G-SDI (Level B) to HD-SDI Dual Link Conversion 5.4.3. SMPTE RP168 Switching Support 5.4.4. SD 20-Bit Interface for Dual/Triple Rate 5.4.5. Dynamic TX Clock Switching for Arria V, Cyclone V, and Stratix V Devices
6. SDI II IP Core Signals x
6.1. SDI II IP Core Resets and Clocks 6.2. Transmitter Protocol Signals 6.3. Receiver Protocol Signals 6.4. Transceiver Signals
6.2. Transmitter Protocol Signals x
6.2.1. Image Mapping
6.3. Receiver Protocol Signals x
6.3.1. rx_format
7. SDI II IP Core Design Considerations x
7.1. Transceiver Handling Guidelines 7.2. Timing Violation
7.1. Transceiver Handling Guidelines x
7.1.1. Handling Transceiver in Arria V, Cyclone V, and Stratix V Devices 7.1.2. Handling Transceiver in Intel® Arria® 10, Intel® Cyclone® 10 GX, and Intel® Stratix® 10 Devices 7.1.3. Handling Transceiver in Intel® Agilex™ F-tile Devices
7.1.1. Handling Transceiver in Arria V, Cyclone V, and Stratix V Devices x
7.1.1.1. Modifying the Transceiver Reconfiguration Controller 7.1.1.2. Modifying the Reconfiguration Management 7.1.1.3. Modifying the Reconfiguration Router
7.1.2. Handling Transceiver in Intel® Arria® 10, Intel® Cyclone® 10 GX, and Intel® Stratix® 10 Devices x
7.1.2.1. Changing RX CDR Reference Clock in Transceiver Native PHY IP Core 7.1.2.2. Merging Simplex Mode Transceiver in the Same Channel 7.1.2.3. Using Generated Reconfiguration Management for Triple and Multi Rates 7.1.2.4. Ensuring Independent RX and TX Operations in the Same Channel 7.1.2.5. Potential Routing Problem During Fitter Stage in Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices 7.1.2.6. Unconstrained Clocks in SDI Multi-Rate RX Using Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices 7.1.2.7. Unused Transceiver Channels 7.1.2.8. Routing Transceiver Reference Clock Pins to Core Logic in Intel® Stratix® 10 Devices
7.1.3. Handling Transceiver in Intel® Agilex™ F-tile Devices x
7.1.3.1. System PLL Clocking Mode 7.1.3.2. RX Manual Adaptation Mode 7.1.3.3. TX EQ Settings 7.1.3.4. Unused Transceiver Tiles 7.1.3.5. Dynamic Reconfiguration 7.1.3.6. SD-SDI Timing Jitter With External VCXO Which Receive FVH Sync Signals
8. SDI II IP Core Testbench and Design Examples x
8.1. Design Examples for Intel® Arria® 10, Intel® Cyclone® 10 GX, Intel® Stratix® 10, and Intel® Agilex™ F-tile Devices 8.2. Design Examples for Arria V, Cyclone V, and Stratix V Devices
8.2. Design Examples for Arria V, Cyclone V, and Stratix V Devices x
8.2.1. Design Example Components 8.2.2. Design Reference 8.2.3. Simulating the SDI II IP Core Design
8.2.1. Design Example Components x
8.2.1.1. Video Pattern Generator 8.2.1.2. Transceiver Reconfiguration Controller 8.2.1.3. Reconfiguration Management 8.2.1.4. Reconfiguration Router 8.2.1.5. Avalon-MM Translators
8.2.2. Design Reference x
8.2.2.1. Video Pattern Generator Signals 8.2.2.2. Transceiver Reconfiguration Controller Signals 8.2.2.3. Reconfiguration Management Parameters 8.2.2.4. Reconfiguration Router Signals
8.2.3. Simulating the SDI II IP Core Design x
8.2.3.1. Simulation Run Time
1. SDI II IP Core Quick Reference
2. SDI II IP Core Overview
3. SDI II IP Core Getting Started
4. SDI II IP Core Parameters
5. SDI II IP Core Functional Description
6. SDI II IP Core Signals
7. SDI II IP Core Design Considerations
8. SDI II IP Core Testbench and Design Examples
9. SDI II Intel® FPGA IP User Guide Archives
10. Document Revision History for the SDI II Intel® FPGA IP User Guide

7.1.3.5. Dynamic Reconfiguration

In order to implement dynamic reconfiguration in F-tile device, you will need to use F-tile Dynamic Reconfiguration Suite IP in IP catalog. For more details on the IP, refer to F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP User Guide.

To work with this IP, you can create a F-tile PMA/FEC Direct PHY Intel® FPGA IP for each of the data rate you want to support. The PMA/FEC Direct PHY GA IP has no reconfiguration profiles instantiation, and hence multiple instances of this IP are required to support different data rates. For instance, a triple-rate SDI which supports 3 different data rates – 270 Mbps (SD-SDI), 1.485 Gbps (HD-SDI) and 2.97 Gbps (3G-SDI), supposedly requires 3 PHY instances with 3 different data rate configurations. However, since 3G-SDI and SD-SDI can share the same PHY configuration in SDI II Intel® FPGA IP’s transceiver handling, only 2 Direct PHY IP instances are required on RX side. For the TX side, only 1 Direct PHY IP instance is required as the IP does not require reconfiguration between data rates, because the IP is doing oversampling. Refer to Chapter TX Sample. However, if your design requires two reference clocks switching for NTSC and PAL rates, another TX PHY instance is required to connect the TX PLL reference clock to another clock port.

After instantiating these instances, which act as a profile instance, you must connect the link clock port and the serial data interface ports of those instances. Also, the following assignments must be included in the project’s .qsf file to define the reconfiguration group. 

set_global_assignment -name IP_RECONFIG_GROUP_TYPE "<your reconfig group name>:EXCLUSIVE:SHARED_SIP:CLK_MASTER"

set_instance_assignment -name IP_RECONFIG_GROUP <your reconfig group name> -to <your main phy instance hierarchy>

set_instance_assignment -name IP_RECONFIG_GROUP <your reconfig group name> -to < your 2nd profile phy instance hierarchy>

set_instance_assignment -name IP_RECONFIG_GROUP_STARTUP_INSTANCE ON -to <your main phy instance hierarchy>

set_instance_assignment -name IP_RECONFIG_GROUP_SHARED_SIP ON -to <your main phy instance hierarchy>

set_instance_assignment -name IP_RECONFIG_GROUP_MASTER_CLOCK_CHANNEL PLD_PCS_RX_CLK_OUT1_DCM -to <your main rx aib hierarchy>

set_instance_assignment -name IP_RECONFIG_ID <profile ID> -to <your main phy instance hierarchy>

set_instance_assignment -name IP_RECONFIG_ID <profile ID> -to <your 2nd profile phy instance hierarchy>

set_instance_assignment -name IP_COLOCATE F_TILE -from <DR IP hierarchy> -to <your main phy instance hierarchy>

set_instance_assignment -name IP_COLOCATE F_TILE -from <DR IP hierarchy> -to <your 2nd profile phy instance hierarchy>

SDI II Intel® FPGA IP’s design example includes these assignments in a tcl file for convenient tcl scripting when multiple reconfiguration groups are required for multiple SDI II instances. The design example also contains RTL modules of the reconfiguration controller, as well as an arbiter to interact between SDI II IP and the Dynamic Reconfiguration Suite IP. For more details on the tcl script and RTL example, refer to F-Tile SDI II Intel® Agilex™ FPGA IP Design Example User Guide.

Related Information
Level Two Title