Visible to Intel only — GUID: adw1541082596410
Ixiasoft
1. About the 5G LDPC Intel® FPGA IP
2. Getting Started with the Intel® FPGA IP
3. Designing with the 5G LDPC Intel® FPGA IP
4. 5G LDPC Intel® FPGA IP Functional Description
5. Parameter Optimization for the 5G LDPC IP
6. 5G LDPC IP User Guide Archive
7. Document Revision History for the 5G LDPC Intel® FPGA IP User Guide
Visible to Intel only — GUID: adw1541082596410
Ixiasoft
5.1.2. Running the 5G LDPC Decoder and Encoder MATLAB Model in the Design Example
You must compile .mex binaries for both the 5G LDPC decoder and the encoder.
- Change working directory in MATLAB to <desgin example root>/matlab
- Run MATLAB command mex -setup to point to the C++ compiler of choice.
- Run script make: >> make
Note: Tested on gcc/7.2.0 and matlab/2017a.
- Run an example of encoder output feeds to decoder input: >> LDPC_example